

GENERAL PURPOSE INPUT/OUTPUT (GPI/O)

DESCRIPTION


The General Purpose Input/Output device P/N 10696, provides 12 discrete inputs and 12 discrete static outputs. This device is used for direct data exchange or status and control function exchange with an external peripheral device. The GPI/O lines directly interface with TTL circuitry. Direct addressing for up to sixteen of these circuits is possible by the use of four chip address straps that can be terminated, by the user, to create each chip address. The I/O is accessed with an I/O enable signal from the CPU and a simultaneous 8-bit instruction from ROM. Four bits of the instruction are used to address the particular I/O chip; the other four bits define the I/O operation.

The 4-bit operation code is interpreted by the GPI/O to either copy the contents of the accumulator into one of the three 4-bit parallel output registers (A, B or C) or transfer data from one of the 4-bit parallel input receivers (A, B or C) into the accumulator of the CPU. The input lines are static and are sampled at instruction execution time. The output drivers are latched and data remains in the output registers until altered. Bits 1 through 4 of the instruction word are commands to the I/O while bits 5 through 8 are used to address one of 16 possible I/O chips. The four I/O chip select strap inputs terminated by the user, create the addresses for each I/O circuit.



Data is transferred through the GPI/O from input groups A, B, or C to I/D 1 through 4 and from I/D 5 through 8 to output groups A, B or C, to most significant to most significant and least significant to least significant. A TTL level A clock (ATTL) is provided for external system use.

FEATURES

- 12 Discrete Inputs
- 12 Discrete Outputs
- Direct TTL Compatibility
- Individual Strappable Addresses for Up to 16 GPI/Os
- Latched Output Drivers
- PPS-4 and PPS-8 Direct Compatibility



General Purpose Input/Output Pin Configuration



GPI/O Block Diagram

OPERATING CHARACTERISTICS

Supply Voltage:

VDD = -17 Volts ±5%
(Logic "1" = most negative voltage V_{IL} and V_{OL}.)

VSS = 0 Volts (Gnd.)
(Logic "0" = most positive voltage V_{IH} and V_{OH}.)

System Operating Frequencies:

199 kHz or 256 kHz.

Device Power Consumption:

330 mw

Input Capacitance:

<5 pf

Input Leakage:

<10 ua

Operating Temperature (TA):

0°C to 70°C. (TA = 25°C unless otherwise specified.)

Storage Temperature:

-55°C to 120°C.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage

|VDD-VSS| = 27 volts maximum.

Input Voltage with respect to VSS

-27 volts maximum.

Maximum positive voltage on any pin +0.3 volts.

I/O BUS CHIP SELECT STRAPS	CHIP NO.	HEX	READ	GROUP			COMMAND	
				C	B	A		
	0	0000	A	1010	-	-	X	Read Group A
	1	0001	9	1001	-	X	-	Read Group B
	2	0010	3	0011	X	-	-	Read Group C
	3	0011	0	0000	X	X	X	If two or three groups are selected the accumulator will copy the logical "OR" value of the selected groups
	4	0100	1	0001	X	X	-	
	5	0101	2	0010	X	-	X	
	6	0110	8	1000	-	X	X	
	7	0111						
	8	1000						
	9	1001						
	10	1010	E	1110	-	-	X	Set Group A
	11	1011	D	1101	-	X	-	Set Group B
	12	1100	7	0111	X	-	-	Set Group C
	13	1101	4	0100	X	X	-	If two or three groups are selected the accumulator contents will be copied to each group selected
	14	1110	5	0101	X	X	-	
	15	1111	6	0110	X	-	X	
			C	1100	-	X	X	

NOTE: Any one of the I/O chips may be used to read or set any group (A, B, or C) or combination of groups.

GPI/O Instruction Format

FUNCTION	SYMBOL	LIMITS (VSS = 0V)			LIMITS (VSS = +5V)			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
Supply Current (Average)	I _{DD}		8.5	18.5		8.5	18.5	mA	VDD = -17.85V VSS = 0V F = 256 kHz TA = 25°C
Input and Output Characteristics — System Bus									VDD = -17V ±5% VSS = 0V OR VDD = -12V ±5% VSS = +5V ±5%
I/D ₁₋₄	I/D ₅₋₈ W/I/O	V _{IH}	-1.5	+0.3	+3.5	+5.3	V		
		V _{IL}	-6.5	-17.85	-1.5	-12.85	V		
		V _{OH}	-1.0	+0.3	+4.0	+5.3	V		
		V _{OL}	-7.5	-17.85	-2.5	-12.85	V		
CLKA		V _{IH}	-0.5	+0.3	+4.5	+5.3	V		
CLKB		V _{IL}	-10.0	-17.85	-5.0	-12.85	V		
Input and Output Characteristics — External Interface and Straps									
SC ₁₋₄		V _{IH}	-1.5	+0.3	+3.5	+5.3	V		
		V _{IL}	-13.0	-17.85	-8.0	-12.85	V		
IN ₁₋₁₂		V _{IH}	-1.5	+0.3	+3.5	+5.3	V		
		V _{IL}	-4.2	-17.85	+0.8	-12.85	V		
OUT ₁₋₁₂ A(TTL)		V _{OH}	NOTE 1 floating (≥5M)		NOTE 1 floating (≥5M)		Ω		

NOTE: 1. Output driven to VSS with maximum "ON" resistance (RON) of 1.0K ohms and maximum output current of 2.7 milliamps.

REGIONAL SALES OFFICES

EASTERN REGIONAL MANAGER

JIM PIERCE
Rt. 2 Box 825
Riverhead, N.Y. 11901
Phone: 516/979-0183

JAPAN SALES MANAGER

SHIGE MURASE
Rockwell International Overseas Corp.
Ichiban-cho Central Bldg.
22-1 Ichiban-cho, Chiyoda-ku
Tokyo 102, Japan
Phone: 265-8808

EUROPEAN SALES MANAGER

ANDRE KOBEL
Rockwell International GmbH
Microelectronic Device Division
Frauenhoferstrasse 11
D-8033 Munchen-Martinsried
Germany
Phone: 8599575

S. EASTERN REGIONAL MANAGER

RON JANSSEN
2502 McCall Place
Atlanta, Ga. 30340
Phone: 404/458-2263

CENTRAL REGIONAL MANAGER

JIM SMITH
2855 Coolidge Road, Suite 101
Troy, Mich. 48064
Phone: 313/435-1638

MIDWEST REGIONAL MANAGER

ALLAN CAREY
2620 E. Higgins Road, Suite 200.13
Elk Grove Village, IL 60007
Phone: 312/439-1713

WESTERN REGIONAL MANAGER

BILL TRELEAVEN
Box 3669
Anaheim, Ca 92803
Phone: 714/632-3698



Rockwell
International
Microelectronic Device Division

For assistance, call or write the office nearest you.